This is an Engineering position for High Speed Interconnect Products (HSIP).
Broadcom has the most extensive physical layer product portfolio in the industry including 400-Gigabit Ethernet Copper and Optical PHYs, Backplane SerDes, 100GBASE-KR PHYs and Optical Transport. Broadcom's proven PHY technology offers lower power with a smaller footprint, as well as proven interoperability and advanced features, making it easier and less expensive to build an array of networking equipment, including telecommunications chassis, switches, routers, hubs and more.
In this role you will join a team of highly skilled developers involved in design, modeling, verification, firmware and software development working on the physical layer of high speed SerDes. Our SerDes operate at speeds of 112Gbps serially and contain both analog and digital components.
The types of software implemented include: control and status, debug functions, calibration and adaptation. We develop embedded firmware, API and Host level software.
Responsibilities may include:
Develop embedded firmware for ARM M0 microcontroller
Simulate and debug of firmware in RTL Verilog simulation
Develop pre-silicon modelling and testing methodology or testbench
Develop and support API software for SerDes IP cores across company
Optimize implementation at various levels including firmware, API and Application.
Integrate and debug the SerDes IP and software on development systems and target hardware.
Document design and implementation details.
Provide customer support and field debugging as required.
Develop, test and debug firmware associated with physical layer functionality
Lab testing and debug of SerDes IP
Typically requires a BS degree and 8 years of experience or an MS degree and 6 years of experience or a PhD and 3 years of experience developing, implementing, and testing high performance communications/networking systems.
Strong software development and debugging skills are mandatory.
Verilog RTL design and simulation experience is required.
Significant hands on experience with high speed serial devices (SERDES) is required.
Working knowledge of DSP principals and practices is highly desirable.
Good understanding of Physical layer protocols for one of following: IEEE802.3, PCIE, CEI or FC
Proficiency in the following:
5+ years C/C++ programming
Experience simulating microcontroller in Verilog RTL environment
Perl, python or other scripting languages
Source code control and bug tracking systems
This opportunity is available to engineers currently living or willing to relocate to one of these locations: Austin, TX